Program to create Full Adder using case statement in VHDL behavioral modelling.

--Program to create Full Adder using case statement in VHDL behavioral modelling.

library IEEE;

use IEEE.STD_LOGIC_1164.ALL;

use IEEE.STD_LOGIC_ARITH.ALL;

use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity full_adder_case is

Port ( a : in std_logic;

b : in std_logic;

c : in std_logic;

s : out std_logic;

cr : out std_logic);

end full_adder_case;

architecture Behavioral of full_adder_case is

begin

process(a,b,c)

begin

if(a='0' and b='0' and c='0')then

s<='0';

cr<='0';

elsif( a='0' and b='0' and c='1')then

s<='1';

cr<='0';

elsif( a='0' and b='1' and c='0')then

s<='1';

cr<='0';

elsif( a='0' and b='1' and c='1')then

s<='0';

cr<='1';

elsif( a='1' and b='0' and c='0')then

s<='1';

cr<='0';

elsif( a='1' and b='0' and c='1')then

s<='0';

cr<='1';

elsif( a='1' and b='1' and c='0')then

s<='0';

cr<='1';

else

s<='1';

cr<='1';

end if;

end process;

end Behavioral;

For Safe Downloading of ModelSim (32/64 bit) please visit :-

https://bit.ly/3thv8Oh

For Safe Downloading of this program file please visit :-

http://bit.ly/36BEomD